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Abstract Understanding the scalability of parallel pro-
grams is crucial for software optimization and hardware
architecture design. As HPC hardware is moving to-
wards many-core design, it becomes increasingly diffi-
cult for a parallel program to make effective use of all
available processor cores. This makes scalability analy-
sis increasingly important. This paper presents a quan-
titative study for characterizing the scalability of sparse
matrix-vector multiplications (SpMV) on Phytium FT-
2000+, an ARM-based HPC many-core architecture.
We choose SpMV as it is a common operation in sci-
entific and HPC applications. Due to the newness of
ARM-based many-core architectures, there is little work
on understanding the SpMV scalability on such hard-
ware design. To close the gap, we carry out a large-
scale empirical evaluation involved over 1,000 repre-
sentative SpMV datasets. We show that, while many
computation-intensive SpMV applications contain ex-
tensive parallelism, achieving a linear speedup is non-
trivial on Phytium FT-2000+. To better understand
what software and hardware parameters are most im-
portant for determining the scalability of a given SpMV
kernel, we develop a performance analytical model based
on the regression tree. We show that our model is highly
effective in characterizing SpMV scalability, offering use-
ful insights to help application developers for better op-
timizing SpMV on an emerging HPC architecture.
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1 Introduction
Multi-core and many-core architectures offer the po-
tential of delivering scalable performance through par-
allelism. Realizing such potential is, however, not trivial
due to multiple factors, including available application
parallelism, limited working sets, and communication
overheads. Among these factors, the share memory re-
sources, such as shared caches, is often a performance
bottleneck for many application domains due to mem-
ory contention [23].
The memory bandwidth is increasingly becoming
a limiting factor for the high-performance computing
(HPC) domain. On the one hand, there are more and
more processor cores that are integrated into a single
chip, to provide more computation power. On the other
hand, using a larger number of processor cores is likely
to raise memory contention and increase the pressure
on the memory bus. As a result, it is not always ben-
eficial to use a large number of cores even if abundant
parallelism is available [17]. To unlock the potential of
multi- and many-core architectures and to justify the
further specialization of processor design, it is impor-
tant to understand the impact of the shared memory
resources on application scalability.
In this paper, we present a quantitative approach to
characterize the scalability of sparse matrix-vector mul-
tiplications (SpMV) on HPC many-core architectures.
SpMV is one of the most common operations in scien-
tific and HPC applications [39]. It is highly challenging
to optimize SpMV on parallel architectures [50], due
to several reasons like irregular indirect data accessing,
sensitivity to the sparsity pattern of the input matrix,
and the subtle interaction of the matrix storage format,
the problem size, and hardware. While there is consid-
erable work on finding the right sparse matrix storage
format [4, 18, 19, 24, 31], little effort has been spent
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on characterizing and understanding the scalability of
SpMV on multicore architectures. As the HPC hard-
ware is firmly moving towards many-core design, it is
crucial to know when it is beneficial to use the available
cores and how the SpMV performance will scale as we
increase the number of cores to use.
Our work specifically targets the ARMv8-based Phytium
FT-2000+ many-core architecture. Because ARM-based
processors are emerging as an interesting alternative
building block for HPC systems [20, 40, 52], it is impor-
tant to understand how the hardware microarchitecture
design affects the SpMV scalability. Having such knowl-
edge is useful not only for better utilizing the computa-
tion resources, but also for justifying a further increase
in the processor core provision on a single chip.
In this work, we conduct a comprehensive evaluation
and analysis to study the scalability of SpMV on the
latest FT-2000+ many-core. Our study mainly targets
the Compressed Sparse Row (CSR) storage format. We
choose CSR because it is a widely used representative
storage format for sparse matrices in scientific comput-
ing. Since there are many variations of the CSR format,
our optimization has great practical significance and
can easily be extended to other CSR-extended formats.
Our experiment shows that despite many SpMV ap-
plications contain extensive parallelism, they often fail
to achieve a linear speedup on FT-2000+. To charac-
ter what affects the scalability of SpMV, we collect
extensive profiling information (through hardware per-
formance counters) from a large-scale experiment in-
volved over 1,000 representative sparse datasets. With
this extensive set of profiling data in place, we develop a
regression-tree based analytical model to capture what
information is useful for reasoning about the scalability
of SpMV. We show that our analytical model is highly
accurate in revealing what affects the SpMV scalability
on FT-2000+. We demonstrate that our model can pro-
vide useful insights to guide the application developers
to better optimize SpMV on an emerging ARMv8-based
many-core architecture.
To summarize, this paper makes the following con-
tributions. It is the first to
– characterize the scalability performance of SpMV
on FT-2000+, an emerging ARMv8-based many-core
architecture for HPC;
– use machine learning techniques to correlate and an-
alyze how hardware micro-architecture features af-
fect the SpMV scalability.
– show how machine learning can be used to develop a
performance profiling tool to guide the optimization
of SpMV on ARM-based HPC architectures.
Fig. 1 A simple example of SpMV with a 4×4 matrix (nnz =
8) by a 4 × 1 vector. The product of this SpMV is a 4 × 1
vector.
2 Background and Motivation
In this section, we first introduce the SpMV and its
sparse matrix storage formats and then explain the mo-
tivation of this work.
2.1 Sparse Matrix-Vector Multiplication
A SpMV operation can be defined as y = Ax where the
input is a sparse matrix A (m× n) and a dense vector
x (n× 1), and the output is a dense vector y (m× 1).
Figure 1 shows an illustrative example of SpMV, where
m = n = 4, and the nonzeros nnz = 8.
2.2 Sparse Matrix Storage Formats
In our work, we mainly consider the SpMV based on
CSR, the most commonly used format for storing sparse
matrices, and its improved counterpart, CSR5 [24]. The
example matrix mentioned above in these two formats
is shown in Table 1.
CSR. The compressed sparse row (CSR) format ex-
plicitly stores column indices and nonzeros in arrays
indices and data, respectively. It uses a vector ptr,
which points to row starts in indices and data, to
query matrix values. The length of ptr is n row + 1,
where the last item is the total number of the nonzero
elements of the matrix.
CSR5. The CSR5 format aims to obtain a good load
balance for matrix value queries [24]. It achieves this
by partitioning all nonzero elements into multiple 2-
dimensional tiles of the same size. corresponding to the
width and the height of the title respectively. Later in
this paper, we show how CSR5 gain better scalability
than CSR by more uniform and reasonable task assign-
ment in multi-threaded SpMV.
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Table 1 The sparse matrix storage formats targeted in this work and the corresponding data structures for the example
shown in Figure 1.
Representation Specific Values
CSR
ptr = [0, 2, 5, 6, 8]
indices = [1, 2, 0, 2, 3, 2, 1, 2]
data = [5, 2, 6, 8, 3, 4, 7, 1]
CSR5
ptr = [0, 2, 5, 6, 8] tile ptr = [0, 1, 4]
tile des : bit flag = [T, T, F, F |T, T, T, F ],
y off = [0, 1|0, 2], seg off = [0, 0|0, 0]
indices = [1, 0, 2, 2|3, 1, 2, 2]
data = [5, 6, 2, 8|3, 7, 4, 1]
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Fig. 2 Performance comparison of SpMV on two multicore
processors. The x-axis represents the number of threads and
the y-axis represents the obtained performance (in Gflops).
2.3 Motivation
We run the multi-threaded SpMV in CSR on a x86-
based Xeon multi-core (Intel Xeon E5-2692) and a
ARMv8-based Phytium multi-core (FT-2000+). Figure 2
shows the SpMV performance for the bone010 dataset
when using threads ranging from 1 to 16.
We observe that, on Xeon the speedup increases lin-
early when using 1 thread upto 4 threads, while the
performance increase is very slight when using further-
more threads. At this moment, the SpMV performance
on Xeon is limited by the off-chip memory accesses. By
contrast, the SpMV scalability is rather different on
FT-2000+. We see a very slight performance increase
when using 1, 2, and 4 threads. Thereafter, we notice
a quasi-linear speedup until using 16 threads. We be-
lieve that these performance behaviours are determined
by the interactions of the SpMV code, the input sparse
matrix, and the underlying micro-architecture. In this
work, we will look into the factors which impact the
SpMV scalability on FT-2000+.
Given that the performance ‘odds’ appear when us-
ing fewer than 8 threads, we will focus on scalabil-
ity characterization on a core-group within a panel of
FT-2000+ (see Figure 3 and Section 3).
Fig. 3 A high-level view of the FT-2000+ architecture. Pro-
cessor cores are groups into panels (left) where each panel
contains eight ARMv8 based Xiaomi cores (right).
3 Experimental Setup
In this section, we will introduce the hardware plat-
forms, the installed system software, and the datasets
used in this work.
Hardware Platforms.As depicted in Figure 3, FT-2000+
integrates 64 ARMv8 based Xiaomi cores. Its Mars II
microarchitecture offers a peak performance of 588.8
Gflops for double-precision operations, with a maxi-
mum power consumption of 96 Watts. The CPU chip
has eight panels with eight 2.3GHz cores per panel.
Each core has a private 32KB L1 data cache, and a 2MB
L2 cache is shared among four cores (core-group).
The panels are connected through two directory con-
trol units (DCU) [1].
Systems Software. We run a customized Linux OS
with Linux Kernel v4.4 on FT-2000+. For compilation,
we use gcc v6.4.0 with the “-O3” compiler option. We
use the OpenMP threading model, using 1-4 threads on
FT-2000+.
Datasets. We use 1008 square matrices (with a to-
tal size of 80 GB) from the SuiteSparse matrix collec-
tion [10]. The number of nonzero elements of the ma-
trices ranges from 100K to 200M [22]. The dataset in-
cludes both regular and irregular matrices, covering do-
mains from scientific computing to social networks [25].
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Fig. 4 The overall speedup of SpMV in 1-4 threads on
FT-2000+. The x-axis labels different sparse matrices.
Table 2 The average speedup(x) of SpMV with multi-
threads over a single-thread.
#threads 1 2 3 4
speedup 1.0x 1.50x 1.77x 1.93x
4 SpMV Scalability Results and Modelling
In this section, we show the overall scalability perfor-
mance of SpMV. To identify the impacting factors of
SpMV scalability on FT-2000+, we build a regression-
tree based model, which automated relates features to
speedup (normalized to a single thread). We use key fea-
tures collected from hardware performance events and
the input sparse matrix datasets.
4.1 Overall Performance Results
Figure 4 shows the overall speedup of SpMV with 1-4
threads on a core-group of FT-2000+. The x-axis repre-
sents different sparse matrices. Although the achieved
speedup for most matrices increases over the number
of threads, we note the performance is far less than
the linear speedup. Most speedup numbers lie between
1 and 2, and a very small portion of numbers are be-
yond that. Also, the obtained speedup is hyper-linear
for some datasets. This is because the dataset is so small
that it can be hold within the shared L2 data cache. Ta-
ble 2 shows a statistical profile of the average speedup
when using multiple threads (normalized to that of a
single thread). We see that the average performance of
SpMV only improves 50% from 1 thread to 2 threads
and does even not double the number when using 4
threads. The scalability of SpMV on FT-2000+ is far
less than our expectation, which motivates us to iden-
tify the impacting factors behind it.
4.2 Scalability Modelling
To find the impacting factors for scalability, we use
an empirical approach to manually analyze the perfor-
mance behaviours. As an alternative, we use a machine-
learning based approach to build a model and then let
the model tell us which feature plays a role in scaling
SpMV on FT-2000+. Instead of hand-crafting an ana-
lytical model that requires expert insight into low-level
hardware details, we employ machine learning techniques
to automatically learn the correlation between features
and the SpMV (speedup) performance.
Building and using the regression tree model follows
three main steps: (i) generate training data, (ii) train a
regression model, and (iii) find the factors with a large
weight. Given that our model is used as a tool for anal-
ysis rather than for predicting the speedup of SpMV,
we make the best use of the collected data by selecting
90% samples for training, instead of the usual (80%,
20%) data splitting between model training and model
testing.
4.2.1 Collecting Training Data
To generate training data for our model, we used 1008
sparse matrices from the SuiteSparse matrix collection.
We run the CSR-based SpMV a number of times until
the gap of the upper and lower confidence bounds is
smaller than 5% under a 95% confidence interval set-
ting. The code is run with 1, 2, 3, and 4 threads, with
each pinned to a fixed core. We then record the SpMV
execution time for computing speedup (normalized to a
single thread) and obtain hardware performance coun-
ters by using PAPI (Performance Application Program-
ming Interface [41]) for each training sample. As the
last step, we collect key values for each input dataset
to capture its features.
Table 3 shows our selected features from both sparse
matrix structure and hardware events. These important
matrix features introduced in [5] are proved to be ef-
fective in capturing the spatial patterns of the matrix.
The raw hardware counters we collected are related to
performance [28]. To improve the model performance,
we calculate a set of derived features based on raw
counter values and use them as the input of the model.
There are two customized features:L2 DCMR change and
job var. The former indicates the changes of L2 DCMR
from one to four threads. As for the L2 DCMR with four
threads, we use the L2 DCMR on the slowest thread in-
stead of the total one; the job var represents the de-
gree of nonzero distribution imbalance across threads
(the theoretical value is 0.25 for 4 threads).
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Table 3 The selected features and their descriptions.
Features Description
n rows number of rows
nnz max maximum # nonzeros per row
nnz avg average #nonzeros per row
matrix features
nnz var variance # nonzeros per row
L2 DCM L2 data cache misses
L2 DCA L2 data cache accesses
L1 DCM L1 data cache misses
L1 DCA L1 data cache accesses
FR INS floating point instructions executed
TOT INS total instructions executed
raw
hardware counters
TOT CYC total cycles
L1 DCMR L1 data cache miss rate
L2 DCMR L2 data cache miss rate
IPC instructions per cycle
L2 DCMR change the change of L2 DCMR
derived
hardware counters
job var maximum # allocated nnz ratio per thread
4.2.2 Building The Model
For simplicity, we only use performance counters col-
lected when using one thread and four threads. The
achieved speedup and the corresponding feature set is
taken as the input of the supervised learning algorithm
built in scikit-learn. The learning algorithm tries to
find a correlation between the features, performance
values and achieved speedups. The output of this train-
ing process is a regression-tree based model, which helps
to reveal the factors that affect SpMV scalability.
4.2.3 Identifying the Impacting Factors
By using the feature importance module of scikit-learn
for the new-built regression tree model [34], we can ob-
tain the top three factors that most affect the SpMV
scalability: the nonzero allocation, the shared L2 cache,
and the nnz variance across rows, where nnz denotes
the number of nonzero. Figure 5 shows how these fac-
tors impact the SpMV speedup. In the next section, we
will give a detailed analysis of the scalability with our
trained model.
5 Scalability Analysis, Insights and
Optimizations
In this section, we first examine how individual fac-
tor suggested by the model (Section 4.2.3) impacts the
SpMV speedup. We then conduct an in-depth analysis
of how the factors have an impact on the SpMV scala-
bility with four representative matrices. We choose the
four datasets because their speedups are mainly limited
by separate factors. At last, we introduce several poten-
tial optimizations inspired by the scalability results.
L2_DCMR_change<0.04
1.48
True False
job_var<0.26
job_var<0.48
1.33
2.2
nnz_var<16.82
2.06 1.68
Fig. 5 A tree picked from the regression forests intuitively
shows how the factors impact the speedup of SpMV.
5.1 SpMV Scalability Factors
Based on the data obtained from executing SpMV on
datasets, we draw scatter plots between each impacting
factor and the speedup, which are shown in Figure 6.
It is clear that the speedup generally shows a grad-
ual decline trend when the nonzero allocation across
threads becomes more unbalanced, the L2 DCMR in-
creases from one thread to four threads, or the nonzero
variance of sparse matrices go larger.
The three bar charts in Figure 6 show the statisti-
cal results of integral histogram of the speedup results,
which is consistent with the results in the left part of
Figure 6. There are also some cases that do not meet our
expectations. For example, Figure 6(d) shows that the
speedup even decreases when L2 DCMR change is less
than 0. We argue that it is a comprehensive product
of multiple impacting factors, which needs further in-
vestigation. In this following, we will analyze how each
factor has an impact on the SpMV scalability.
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Fig. 6 The correspondence between the three identified factors and speedup of SpMV. The y-axis in subfigure (b), (d) and
(f) is interval average values of speedup. In subfigure (e) and (f), the x-axis represents the value of nnz var after normalization
processing.
The balance of the nonzero allocation. When run-
ning the conventional SpMV code in the CSR format,
the nonzero allocation across threads depends on the
sparse matrix structure. As shown in Figure 6(b), when
job var is greater than 0.45, which means that the
nonzeros are clustered within some rows to be dispatched
to a specific thread, load imbalance will occur and this
thread will take substantially more time than the other
threads. Thus, the unbalanced nonzero allocation among
threads will put a limit on the achieved speedup, be-
cause the SpMV performance is determined by the slow-
est thread.
Taking exdata 1 in Table 4 for instance, the second
thread will consume more than 99% of the nonzeros
when using 4 threads, and thus the achieved speedup
stays around 1.02x in such a case.
The shared L2 data cache. Leveraging shared re-
sources on multi-core architectures improves the utiliza-
tion of a hardware component and can improve overall
system throughput. On the one hand, such a design as
cache sharing can lead to positive interference, i.e., one
thread brings data into the shared cache which is ac-
cessed by other threads [13]. The debr in Table 4 gives
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Table 4 The concise description of four representative matrices.
matrix job var L2 DCMR change nnz var sparsity structure speedup
exdata 1 0.992 0.000 649.627 1.018x
conf5 4-
8x8-20
0.250 0.056 0.000 1.351x
debr 0.250 -0.001 0.003 2.241x
appu 0.252 -0.001 36.494 1.479x
an intuitive example for the benefits of shared mem-
ory. Recalling the SpMV algorithm, y = Ax, where
the dense vector x is the data structure to be reused
across threads. This occurs because different threads
deal with distinct matrix rows of A, while x is shared
by all threads. When running SpMV on debr with 4
threads on FT-2000+, with the L2 cache sharing within
a core-group, threads[1, 3] and threads[2, 4] can share
the dense vector x so as to increase the data reuse and
improve the performance of multi-threaded SpMV.
On the other hand, cache sharing can have a neg-
ative impact on the per-thread performance from the
perspective of resource competition. The L2 cache shar-
ing on FT-2000+ may cause threads to evict data of
other threads when running SpMV, which means that
the ‘victim’ threads will experience more cache misses
than their isolated execution. And we find that the de-
gree of the negative impact from cache sharing is re-
lated to the average nonzeros per row (nnz avg). In
general, a larger nnz avg leads to more competitions.
We argue that this is because nnz avg represents the
need for dense vector x per row when running SpMV,
which means that the data evicting increases as nnz avg
goes up. As shown in Figure 6(c), as L2 DCMR increases
for most matrices, we note a corresponding decrease in
speedup.
To summarize, we note that the impact of cache
sharing on SpMV relates to specific input matrices and
their structures. In Table 4, the SpMV gains a much
larger speedup on debr (2.241x) than on conf5 4-8x8-20
(1.351x) with 4 threads. On the one hand, the data
reuse that benefits from the distribution of nonzeros
makes contributions; on the other hand, the average
nonzeros per row of conf5 4-8x8-20 is larger than its
counterpart (39 vs 4), which means that runnig SpMV
on conf5 4-8x8-20 generates more contention with shared
L2 cache. These two reasons both lead to a higher in-
crease on L2 DCMR of conf5 4-8x8-20 than debr from
one thread to four threads.
The nonzero variance across rows. The utilization
of the dense vector x has a significant impact on the
SpMV scalability. However, to obtain the correlation of
nonzero distribution row by row is time-consuming for
large-scale sparse matrices. As a result, we choose the
nonzero variance across rows instead. This metric can
reflect the regularity of input matrices and capture how
the dense vector x will be reused.
Note that the speedup is calculated by dividing the
single-thread execution time by the that of multiple
threads, and the latter depends on the thread that
spends the most time. Thus, an even distribution of the
SpMV execution across threads typically leads to satis-
factory SpMV scalability. However, we observe that the
balanced nonzero allocation across rows does not nec-
essarily lead to a large speedup like matrix debr listed
in Table 4. This is because the different nonzeros distri-
bution across rows (and threads) equally has an impact
on the execution time. For debr, despite the fact that
nonzeros are evenly allocated across threads, the large
nnz var results in different reuse of vector x, and leads
to different execution behaviours across threads and an
unsatisfactory speedup. As shown in Figure 6(f), matri-
ces with smaller nnz var tend to bring a larger speedup.
This can be equally explained that a smaller nonzero
variance across rows can ensure that the workloads can
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Fig. 7 The comparison of job var and speedup (normalized
to that of a single thread) of SpMV in different storage for-
mats. The input matrix is exdata 1.
be more evenly distributed and better exploit the local-
ity of vector x.
5.2 Potential Optimizations
5.2.1 Using storage formats with balanced nonzero
allocation
The load imbalance is mainly related to the adopted
CSR format and the thread scheduling policy. In most
cases, we use the static scheduling policy because the
overhead of thread communication with dynamic schedul-
ing is nonnegligible. To overcome the issue of load im-
balance, we choose to use storage formats that divide
nonzeros equally among threads. The CSR5 format is
selected because it is designed to solve the load im-
balance in CSR-based SpMV, and its data structure is
shown in Section 2.2.
We choose matrices whose scalability suffers from
load imbalance by its job var value (≥ 0.45), and then
run CSR5-based SpMV on the matrices. The results
show CSR5 achieves an average improvement of speedup
from 1.632x to 2.023x. Figure 7 shows the performance
result on exdata 1. Compared with the CSR format,
load imbalance is significantly mitigated by running the
CSR5-based SpMV with job var decreasing from 0.992
to 0.298. As a consequence, the speedup gains an im-
provement from 1.018x to 1.468x. CSR5 performs bet-
ter because the nonzeros are divided and organized in
small tiles instead of the row manner. Therefore, when
dealing with irregular matrices, despite that the rows
with a large number of nonzeros may be concentrated
like exdata 1, they will not be assigned to the same
thread. Thus, the workloads can be dispatched in a
much more even manner across threads and improve
the scalability of SpMV.
L2_DCMR speedup
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
0.299
1.351
0.251
3.610one shared L2 cache
four private L2 caches
Fig. 8 The SpMV scalability improvement benefited from
our optimizations on conf5 4-8x8-20.
5.2.2 Avoiding the contention from shared memory
resources
Based on the analysis in Section 5.1, we know that the
sharing L2 cache of FT-2000+ has a great impact on
the scalability of SpMV. Under most circumstances, the
sharing cache causes more contention, which leads to a
speedup decline. To alleviate the pressure from cache
sharing, we bind threads to multiple cores that are lo-
cated in different core-groups (Section 3). In this way,
we can ensure that each thread occupies a complete L2
cache without data interference from other threads.
When running SpMV on all the matrices in the
private-L2 mode, we can achieve a considerable average
speedup of 3.40x on 4 threads, compared with 1.93x on
one core-group (Table 2). As can be seen from Figure 8,
the speedup with private L2 caches significantly outper-
forms its counterpart of sharing an L2 data cache on
conf5 4-8x8-20, with a speedup increasing from 1.35x
to 3.61x. This is because using private L2 caches can
effectively reduce the L2 cache miss from 30% to 25%.
But this approach of using a private L2 data cache will
not bring a performance increase for all matrices. Tak-
ing another matrix asia osm for example, the speedup
only increases by 2.6% from 3.170x to 3.254x with pri-
vate L2 caches. We reckon that the average nonzeros
per row of this matrix is less than 3, so that the shared
L2 cache can meet with their memory accessing need.
5.2.3 Exploiting locality-aware SpMV storage formats
Based on the aforementioned analysis, we know that
merely achieving balanced nonzero allocation is insuf-
ficient, and the locality of x in SpMV needs to be ex-
ploited to achieve better scalability. Here is our idea to
design a novel storage format that can make good use
of the locality: we bring together the rows with a sim-
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Fig. 9 The synthesized sparse matrix with poor locality uti-
lization of the vector x (left) and the corresponding matrix
in ideal locality-aware SpMV storage format (right).
ilar nonzero distribution, so that the vector x can be
reused.
To explore the feasibility of designing the locality-
aware SpMV storage format, we generate a series of
matrices of different sizes as shown in Figure 9. This
synthesized matrix has a poor locality of vector x when
running SpMV. And we then transform such matri-
ces to locality-friendly forms by partial reordering. Ta-
ble 5 shows the result of running CSR-based SpMV on
a specific pair of matrices on FT-2000+. Both single-
threaded and multi-threaded performance gain signif-
icant improvement. Particularly, the 64-thread perfor-
mance improves by 71.7% from 15.907 Gflops to 27.306
Gflops. At the same time, better scalability of SpMV is
achieved from 37.96x to 46.68x.
To conclude, we introduce several potential opti-
mizations inspired by the scalability results, but these
are not one-fit-all solutions. This is because there is
an overhead for format conversion, and using multiple
private L2 caches waste extra memory resources. For
future work, we will extract a detailed profile of a given
sparse matrix before performing the SpMV computa-
tion. Hopefully, these features will indicate the number
and distribution of nonzeros. Based on this information,
we can decide whether to apply these optimizations or
not. Besides, we will try to find an accurate and effi-
cient matrix reordering that can be applied to design
the locality-aware SpMV storage format.
6 Related Work
Substantial previous work has been conducted to study
the SpMV performance on parallel systems [7, 30, 35,
50]. Mellor-Crummey et. al use a loop transformation to
improve the performance of SpMV on multiple parallel
processors, and this optimization is aimed at the matri-
ces that arise in SAGE [30]. Pinar et. al propose alterna-
tive data structures, along with reordering algorithms
to reduce the number of memory indirections when run-
ning SpMV on a Sun Enterprise 3000 [35]. Williams
et. al apply several optimization strategies especially
effective for the multicore environment to SpMV on
four multicore platforms. These works have a signif-
icant effect on improving the performance of parallel
SpMV [50]. However, very few works focus on its scal-
ability performance on many-core architectures. Our
work fills this gap by providing an in-depth scalability
analysis on FT-2000+. The obtained insights will facil-
itate us to design more efficient parallel HPC software
and hardware in the future.
Efforts have been made in designing new storage
formats for various parallel processor architectures in-
cluding SIMD CPUs and SIMT GPUs [4, 19, 24, 27, 31].
Bell et. al use standard CUDA idioms to implement sev-
eral SpMV kernels which can exploit fine-grained paral-
lelism to effectively utilize the computational resources
of GPUs, including SIMD-friendly ELL, the most popu-
lar general-purpose CSR and hybrid ELL/COO format
that exploits the advantages of both [4]. The CSR5 pro-
posed by Liu et. al is efficient both for regular matrices
and for irregular matrices and is also used in our work to
address the issue of unbalanced loads [24]. Maggioni et.
al propose the design of an architecture-aware technique
for improving the performance of the SpMV on GPU,
and based on a variation of the sliced ELL sparse for-
mat, they present a warp-oriented ELL format that is
suited for regular matrices [27]. The SELL-C-σ format
is designed by Kreutzer et. al, and this SIMD-friendly
data format is well-suited for a variety of hardware plat-
forms (Intel Sandy Bridge, Intel Xeon Phi, and Nvidia
Tesla K20) [19]. These sparse matrix formats aim to ad-
dress the issue of unbalanced load and increase SpMV
parallelism, but they fail to take advantage of the lo-
cality of vector x. Our work attempts to answer this
question by providing comprehensive analysis and new
insights.
A large number of works have analyzed the sources
of poor scalability in various parallel applications, rather
than SpMV [3, 11, 23]. Alam et. al propose an appro-
priate selection of MPI task and memory placement
schemes to improve performance for key scientific calcu-
lations on multi-core AMD Opteron processors [3]. Liu
et. al introduce the notion of memory access intensity
to facilitate quantitative analysis of programs memory
behavior on multicores [23]. For the work of Diamond
et. al, it not only examines traditional unicore metrics
and but also presents an in-depth study of performance
bottlenecks originating in multicore-based systems. Be-
sides, it introduces a source-code optimization called
loop microfission to alleviate multicore-related perfor-
mance bottlenecks [11]. Bhattacharjee et. al [6] predict
critical threads, or threads that suffer from imbalance.
They tend to offer more resources to critical threads so
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Table 5 The performance and scalability of SpMV by exploiting the locality of x. The rows of the matrix is set to 64*6400,
with the average nonzeros per rows being 4.
single-thread Perf. 64-thread Perf. speedup
synthesized matrix 0.419 Gflops 15.907 Gflops 37.96x
transformed matrix 0.585 Gflops 27.306 Gflops 46.68x
that they run faster. Most of these related works fo-
cus on the traditional x86 multi-core architectures, and
very few works are towards the ARMv8-based many-
cores or the SpMV kernel, which is rather promising
for the future of the HPC domain.
Numerous performance analysis tools have been pro-
posed, including CounterMiner and HPCTOOLKIT [2,
26]. By using data mining and machine learning tech-
niques, CounterMiner enables the measurement and
understanding of big performance data [26]. HPCTOOLKIT
can pinpoint and quantify scalability bottlenecks of fully
optimized parallel programs. Based on statistical sam-
pling, this tool can introduce with a very small measure-
ment overhead during performance measurement [2].
Different from these performance tools, our regression-
tree based approach uses both hardware counters (dy-
namic features) and input matrix features (static fea-
tures), thus brings a comprehensive understanding of
the scalability behaviours.
Other researchers have used performance counters
to identify multicore bottlenecks and optimize applica-
tions [23], but no quantitative analysis is performed in
those studies. Our work not only conducts detailed scal-
ability analysis, but also is the first attempt in applying
machine learning techniques to find the impact factors
of SpMV scalability on FT-2000+.
Machine learning has quickly emerged as a power-
ful design methodology for systems modeling and opti-
mization [43]. Prior works have demonstrated the suc-
cess of applying machine learning for a wide range of
tasks, including modeling code optimization [8, 9, 15,
21, 32, 33, 38, 42, 44, 45, 46, 47, 48, 51, 53], task
scheduling [12, 14, 16, 29], processor resource alloca-
tion [49], and many others [36, 37]. In this work, we
employ machine learning techniques to develop an auto-
matic and portable approach to characterize the scala-
bility of SpMV on an emerging many-core architecture.
We stress that this work does not seek to advance ma-
chine learning algorithms; instead, it explores and ap-
plies a well-established modeling method to tackle the
optimization problem for an important class of appli-
cations.
7 Conclusion
This paper has presented an empirical study of SpMV
scalability on an emerging ARMv8-based many-core ar-
chitecture, Phytium FT-2000+. We conduct an overall
evaluation about the scalability of SpMV on FT-2000+.
We develop a machine learning based model to help
find the main factors that lead to the flat scalability:
unbalanced nonzero allocation, shared L2 cache con-
tention and nonzero variance per row. We use a statis-
tical method to find the relations between factors and
the speedup of SpMV as a verification of our model. We
select representative matrices to explain how these fac-
tors give a limit to the scalability of SpMV on FT-2000+
in an essential way not remain it in “black box”. Along
the line, we give potential optimizations for mitigating
these scalability bottlenecks on SpMV. Our experimen-
tal results show that our optimization can effectively
improve the scalability of specific matrices.
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